# SPICE up the development of a step recovery diode frequency multiplier 

With the aid of one of the many versions of SPICE, the design of frequency multipliers using step recovery diodes is expedited and made moretractable


#### Abstract

By George H. Stauffer J r.

The step recovery diode (SRD) operates in one of two states. The state is determined by the presence or absence of the stored charge at the PN junction. When a charge is present, the equivalent circuit of the diode is a large valued diffusion capacitance in parallel with the AC resistance of the forward biased di ode. This combination is a good approximation of a short circuit. The amount of charge stored at the junction is determined by the forward current $\mathrm{I}_{\mathrm{F}}$, the time it flows $\mathrm{t}_{\mathrm{F}}$, and the carrier lifetime according to


$$
\begin{equation*}
\mathrm{Q}=\mathrm{I}_{\mathrm{F}} \cdot \tau \cdot\left(1-\mathrm{e}^{-\frac{\mathrm{t}_{\mathrm{F}}}{\tau}}\right) \tag{1}
\end{equation*}
$$

If all of the charge is removed by a reverse current $I_{R}$, then the diode changes almost instantaneously to its second state. In this high-impedance state, the diode looks like a small capacitor whose value is equal to the depletion layer capacitance of the junction. If a forward current flows for a time >> tand then a reverse current $I_{R}$ begins, then the time $\mathrm{t}_{\mathrm{s}}$ that elapses before all the charge is removed and the diode changes to its high impedance state is
$\mathrm{t}_{\mathrm{s}}=\tau \cdot \ln \left(1+\frac{\mathrm{I}_{\mathrm{F}}}{\mathrm{I}_{\mathrm{R}}}\right)$
A common way to measure the carrier lifetime tis to set $I_{F} / I_{R}$ equal to 1.718 so that the time elapsed from when the reverse current begins, to when the diode turns off, is equal to the


Figure 1. Testing SPICE model for SRD behavior. (a) Test circuit (b) Diode current showing sudden transistion after tseconds.
carrier lifetime. To minimize input losses caused by carrier recombination, the selected di ode should have a carrier lifetime of $t \neq 5 / \mathrm{w}_{\mathrm{in}}$. For a 100 MHz input, the diode should have $t \neq 8 \mathrm{~ns}$.

## SPICE model of SRD

Before proceeding with the design, it is important to confirm that the generic SPICE model for a PN junction diode will exhibit a charge-controlled step change in impedance. Figure la shows a simple SPICE circuit that tests for SRD action using $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{R}}=$ 5.82 mA , a ratio of 1.718. The model parameters of primary importance for SRD modeling are carrier lifetime $t$ (TT), depletion layer capacitance at a specified value of reverse voltage $\mathrm{C}_{\mathrm{j}-6}$ and junction-grading coefficient $M$. The first two parameters are supplied by the manufacturer. The grading coefficient determines the variation of depletion capacitance with reverse voltage. A value of $M=0.5$, typical for an abrupt junction diode, was chosen and provided good results in the simulation. The SPICE model requires the value of depletion capacitance at zero volts $\mathrm{C}_{\mathrm{j} 0}$. This may be calculated from the equation for depletion layer capacitance shown in Equation 3
$C_{j}=\frac{C_{j 0}}{\left(1-\frac{V_{j}}{\phi}\right)^{M}}$
$\mathrm{V}_{\mathrm{j}}$ is the reverse junction voltage and $f$ is the contact potential, which is set equal to 0.6 V .
Breakdown voltage and series resistance play a secondary role of limiting the maximum power available from the multiplier circuit. The model parameters used for the SRD are shown in Table 1.
The results from the test circuit are shown in Figure 1b and demonstrate the effect of charge storage. Because $I_{F} / I_{R}=1.718$, the charge removal time $t_{S}$ is equal to $t$ The voltage source goes

| Parameter | Symbol | Value |
| :---: | :---: | :---: |
| Reverse saturation current | $\mathrm{I}_{5}$ | 1 nA |
| Cj at-6V | $\mathrm{C}_{\text {j-6 }}$ | 0.7 pF |
| Cj at 0 V | $\mathrm{C}_{\mathrm{j} 0}$ | 2.3 pF |
| Carrier lifetime | TT | 20 nS |
| Breakdown voltage | BV | -15 V |
| Series resistance | $\mathrm{R}_{\text {s }}$ | 0.7 w |
| Emission factor | N | 1.5 |
| Grading coefficient | M | 0.5 |

Table 1. SRD SPICE model parameters.


Figure 3. Basic multiplier with calculated component values ready for SPICE simulation.
negative at $\mathrm{t}=100 \mathrm{~ns}$, but because of the stored charge, the diode continues to conduct a negative current for 20 ns . The transition time from on to off is caused by the RC time constant of the 1


Figure 2. Two states of the basic multiplier circuit. (a) Basic circuit. (b) Circuit with SRD in low impedance state at $t_{0-}$ (c) Circuit with SRD in high impedance state at $t_{0+}$.
kw resistor and the diode depletion layer capacitance.

Initial design of 100 MHz multiplier Initial circuit values are found


Figure 4. Results from basic multiplier circuit. (a) $\mathrm{V}_{\text {in }}+\mathrm{V}_{\text {bias }}$ (b) Diode current (c) Output pulse.
using the simplified multiplier circuit shown in Figure 2a. During the positive portion of the input voltage, and for part of the negative portion, the equivalent circuit is shown in Figure 2 b where the diode is represented by a short circuit. Here, the circuit is shown at t0- the instant before the diode switches to its high impedance state. A large reverse current that has been removing charge from the SRD is flowing through the inductor and is about to undergo a large di/dt when the diode switches at $t=t_{0}$. Figure $2 c$ shows the circuit at $t=t_{0+}$. This is a simple parallel inductive-capacitiveresistive (LCR) circuit with an unloaded resonant frequency $\mathrm{w}_{\mathrm{r}}$ @ 1/ $L C_{j-6}$ and $Q=R / w_{r} L$.

A large amplitude negative pulse begins at $t=t_{0+}$. The pulse width is approximately one half the period of the resonant frequency of the parallel LC circuit. More accurate design formulas are available [2, 3 and 4]; however, significant design time is saved by using these approximate methods and then using the SPICE simulation to arrive at the final values.
The initial value for the series inductance $L$ is calculated by considering the required pulse width. Power at the output frequency $f_{o}$ is maximized for pulse widths between $1 / 2 f_{\mathrm{o}}$ and $1 / \mathrm{fo}_{\mathrm{o}}$. For $\mathrm{f}_{\mathrm{o}}=3.2 \mathrm{GHz}$, a pulse width of 234 ps is halfway between $1 / 2 f_{0}$ and $1 / f_{0}$. For this pulse width, the resonant frequency of the parallel LC circuit of Figure 2 c is $\mathrm{f}_{\mathrm{r}}$ $=2.17 \mathrm{GHz}$. A value of Q @ 1 is recommended for stable operation. For $\mathrm{f}_{\mathrm{r}}=$ 2.17 GHz and $\mathrm{C}_{\mathrm{j}-6}=0.7 \mathrm{pF}$, a value of $\mathrm{L}=8 \mathrm{nH}$ is calculated using $\mathrm{w}_{\mathrm{r}}$ @ 1/ $\mathrm{LC}_{\mathrm{j}-6}$ and $\mathrm{R}=107 \mathrm{w}$ is found using Q $=\mathrm{R} / \mathrm{wrL}=1$.

## SPICE simulation of

## multiplier circuit

The simplified multiplier circuit using the initial values is shown in Figure 3. Voltage source $\mathrm{V}_{\mathrm{s}}$ supplies a 100 MHz sine wave with 600 mV peak amplitude. Voltage source $\mathrm{V}_{\text {bias }}$ is a DC bias voltage. This bias voltage is adjusted so that the current flowing through the inductor is at its negative peak ( $\mathrm{dI}_{\mathrm{L}} / \mathrm{dt}=0$ ) when the diode switches to the high impedance state. Figures 4a, b and c show the results of the SPICE simulation. Note that the diode current is at its peak maximum value at the transition time. The output pulse has a width @ 260 ps and an amplitude slightly less than the diode

$\operatorname{Vin}=0.6 \angle-90^{\circ} \mathrm{V}$ at 100 MHz
Iin $=0.149 \angle-45.8^{\circ} \mathrm{A}$ at 100 MHz
$\operatorname{Zin}=\frac{\text { Vin }}{\operatorname{Iin}}=4 \angle-44.2^{\circ}=2.9-\mathrm{j} 2.8 \Omega(100 \mathrm{MHz})$


Figure 5. Input impedance $Z_{\text {in }}$ at $100 \mathbf{M H z}$. (a) input voltage, current waveforms and calculation of $Z_{i n}$. (b) Matching to $\mathbf{Z i n}$ with $p$ network.
breakdown voltage.

## Input match at $100 \mathbf{M H z}$

The actual circuit will be driven by a 100 MHz generator with a 50 w source impedance. For best efficiency, it is necessary to match the relatively low impedance of the SRD circuit to 50 w at the input frequency. The ratio of the Fourier components of the input voltage, and current at 100 MHz is the impedance of the diode under operating conditions. A fast Fourier transform (FFT) post-processing feature available in many versions of SPICE can be used for this purpose. Figure 5a shows the input current and voltage waveforms from the circuit of Figure 3 and the calculation of $Z_{i n}$. Figure 5 b shows $Z_{\text {in }}$ plotted on a Smith chart and the results

|  | Pin | Vbias | Harmonic : | 3.1 GHz | 3.2 GHz | 3.3 GHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SPICE | 14.5 dBm <br> Measured <br> 14.5 dBm | +0.3 V <br> +0.3 V |  | -12.3 dBm <br> -18 dBm | -9.1 dBm <br> -10.3 dBm | -15.2 dBm <br> -13 dBm |

Table 2. SPICE vs. measured results.
after matching with an LC $p$ network.

## Ringer circuit

A quarter wave resonant transmission line at 3.2 GHz is one way to boost the level of the desired harmonic above the other harmonics before additional filtering. The line is terminated with a resistance chosen so that the loaded Q of the resonant line is approximately ( $\mathrm{p} / 4$ ) N , where N is the ratio of desired output frequency to input frequency ( N $=32$ for this design). The output of the resonant line for this value of Q is a damped sine wave that spans one input cyde. Q is adjusted by varying the degree of coupling to the 50 w load with a small series capacitor. The length of line is adjusted so that the sinusoid rings with a period of 312 ps . The characteristic impedance $Z_{0}$ of the line is made equal to the shunt resistance $R$ in Figure $3 . Z_{0}$ is 107 w for this design, and is the resistance that the pulse sees before the first reflection arrives back at
the SRD. Figures $6 \mathrm{a}, \mathrm{b}$ and c show the final circuit, the damped waveform and an FFT of the damped waveform. The power in the 3.2 GHz line is -9.1 dBm with 14.5 dBm input.

## Results from working circuit

The layout of the 100 MHz to 3.2 GHz multiplier is shown in Figure 7. The circuit was built on a $2+\cdot 2 \dagger$ FR-4 board, 0.031 thick using 0805 and 0603 surface mounted components. Comparison between simulated and measured performance is shown in Table 2.

## Conclusion

The simple SPICE model of a 100 MHz to 3.2 GHz multiplier predicted actual circuit operation accurately for an output frequency in the low microwave range using the generic SPICE models for the SRD and all passive components. The extremely non-linear behavior of an SRD diode is easily handled by the time-


Figure 6. Final multiplier circuit (a) Circuit with input match and ringer. (b) Damped waveform at output. (c) Output spectrum.

domain simulator resulting in short simulation times. Adjustments to the circuit model are reflected in circuit performance that reduces time spent doing detailed theoretical calculations and hardware iterations.

RF

## References

1. S. Goldman, "Computer Aids Design of Impulse Multipliers," Microwaves \& RF, October 1983, pp 101-110.
2. S. Hamilton and R. Hall, "Shunt Mode Harmonic Generation Using Step Recovery Diodes," MicrowaveJ ournal, April 1967, pp 69-78.
3. Pulse and Waveform Generation with Step Recovery Diodes, H ewlettPackard Application Note \#918.
4. Harmonic Generation Using Step Recovery Diodes, Hewlett-Packard Application Note \#920.
5. J. Zhang and A.V. Raisanen, "Computer-Aided Design of Step Recovery Diode Frequency Multipliers," IEEE Trans. Microwave Theory Tech., Vol 44, pp 2612-2616, Dec. 1996.
6. S.A. Maas, Nonlinear Microwave Circuits, Artech House, Norwood, MA, 1988.


#### Abstract

About the author George H. Stauffer J r. is an assistant professor of electronics and electrical engineering at Capitol College, Laurel, MD. Previously he worked as an RF and microwave circuit design engineer in the Radio Receiver Group of Watkins J ohnson Company in Gaithersburg, MD. He holds the A.B and B.S.E.E degrees from Lafayette College, Easton, PA. and an M.S. degree from The J ohns Hopkins University. He can be reached at 301-369-2800 or by e-mail at gstauffer@capitol-collegeedu.


